

# Altera SoC Linux Intro Workshop



## Altera SW SoC Workshop Series

- ◀ SW Workshop #1 – Altera SoC SW Development Overview
- ◀ SW Workshop #2 – Introduction to Linux on Altera SoC
- ◀ SW Workshop #3 – Developing Drivers for Altera SoC Linux

# Agenda

- ◀ Essential Information Resources
- ◀ SoC Device Overview
- ◀ SoC Physical Address Map
- ◀ SoCFPGA Development Flow & Tools
- ◀ Altera SoC Linux Overview
- ◀ Components of the SoC FPGA Linux BSP
- ◀ SoC Linux Upstreaming & Driver Support
- ◀ Altera SoC Linux Boot Flow
- ◀ Das U-Boot Bootloader
- ◀ Linux Device Tree for SoC FPGA
- ◀ Take Home Lab

# Welcome. Here's What You Can Expect Today

## Experienced Linux Developers

- ◀ Find a familiar embedded Linux development flow
- ◀ Overview of upstreaming and driver support for mach\_SoCFPGA architecture
- ◀ Guide to SoCFPGA resources

## New Linux Developers

- ◀ An exposure to the components of embedded Linux
- ◀ Essential Linux learning and documentation resources

## Hardware Developers

- ◀ HW handoff to Linux build flow
- ◀ Boot and FPGA configuration for Linux
- ◀ SW implications of HW architecture

## Everyone

- ◀ SoC FPGA architecture-specific information
- ◀ SoC FPGA recommendations and best practices

**Focused on SoC/Nios Linux Specific Topics**

# Essential Information Resources

Where to learn more...  
...a non-exhaustive list

The Altera logo, featuring the word "ALTERA" in a bold, blue, sans-serif font with a registered trademark symbol (®) to the right. The logo is set against a white background that is part of a larger blue graphic element at the bottom of the slide.

# Linux Foundation Training

Linux Developer classes are designed to help participants:

- Learn how to develop an **embedded Linux** product
- Become familiar with and learn to write **device drivers**
- Get practical experience with the Linux kernel
- Learn how to work with the Linux developer community

## Developer Courses

- *LFD331* – Developing Linux Device Drivers
- *LFD405* – Building Embedded Linux with the Yocto Project
- *LFD411* – Embedded Linux Development
- *LFD414* – Introduction to Embedded Android Development
- *LFD205* – How to Participate with the Linux Community
- *LFD211* – Introduction to Linux for Developers
- *LFD262* – Developing with Git
- *LFD312* – Developing Applications for Linux
- *LFD320* – Linux Kernel Internals & Debugging
- *LFD415* – Inside Android: An Intro to Android Internals
- *LFD432* – Optimizing Linux Device Drivers for Power Efficiency

<http://training.linuxfoundation.org/linux-courses/development-training>

# Linux Documentation Resources

## ◀ GIT

- Distributed revision control system to enable distributed collaboration
- On-line documentation & training:
  - ◀ <http://git-scm.com/doc>
  - ◀ <https://training.github.com>

## ◀ Denx U-Boot Manual

- Complete documentation from the folks who wrote Das U-Boot
  - ◀ <http://www.denx.de/wiki/U-Boot/Documentation>

## ◀ Free-Electrons:

- Complete training materials posted free
  - ◀ <http://free-electrons.com/docs/>


## ◀ Device Tree for Dummies

- <http://events.linuxfoundation.org/sites/events/files/slides/petazzoni-device-tree-dummies.pdf>

# The Two Best Sources for Linux Development Information


## Linux Kernel Documentation

- The most complete and most essential Linux kernel documentation
- Included with the Linux kernel source code
  - ◀ <local GIT repo>/Documentation



A terminal window titled "Documentation : bash - Konsole" with a menu bar (File, Edit, View, Bookmarks, Settings, Help). The command prompt is `/data/linux_repos/linux-socfpga/Documentation>>`. The command `grep -ir tickless *` has been executed. The output shows two lines from `timers/highres.txt` and `timers/NO_HZ.txt`, both mentioning `tickless` in red text. The cursor is at the end of the command line.

```
/data/linux_repos/linux-socfpga/Documentation>>grep -ir tickless *
timers/highres.txt:The implementation leaves room for further development like full tickless
timers/NO_HZ.txt:tickless". The remainder of this document will use "dyntick-idle mode".
/data/linux_repos/linux-socfpga/Documentation>
```



A text editor window titled "NO\_HZ.txt - KWrite" with a menu bar (File, Edit, View, Bookmarks, Tools, Settings, Help). The document content is titled "NO\_HZ: Reducing Scheduling-Clock Ticks". It describes Kconfig options and boot parameters to reduce scheduling-clock interrupts, improve energy efficiency, and reduce OS jitter. It lists three main ways of managing scheduling-clock interrupts: 1. Never omit scheduling-clock ticks (CONFIG\_HZ\_PERIODIC=y or CONFIG\_NO\_HZ=n for older kernels). You normally will not want to choose this option.

```
NO_HZ: Reducing Scheduling-Clock Ticks

This document describes Kconfig options and boot parameters that can
reduce the number of scheduling-clock interrupts, thereby improving energy
efficiency and reducing OS jitter. Reducing OS jitter is important for
some types of computationally intensive high-performance computing (HPC)
applications and for real-time applications.


There are three main ways of managing scheduling-clock interrupts
(also known as "scheduling-clock ticks" or simply "ticks"):

1. Never omit scheduling-clock ticks (CONFIG_HZ_PERIODIC=y or
CONFIG_NO_HZ=n for older kernels). You normally will not
want to choose this option.
```



# The Two Best Sources for Linux Development Information

◀ An open source OS breeds open source information



# RocketBoards.org – Altera SoC Linux Community Portal

- ◀ The source for SoC FPGA Linux info
  - Golden System Reference Design (GSRD)
  - Updates on latest releases
  - Step-by-step getting started guides
- ◀ SoC FPGA Mailing List - RFI
  - Active community participation in answering SoC FPGA and Linux questions
- ◀ Example Projects, Applications, and Designs
  - From Altera and the SoC community
- ◀ Enables the SoC community to support Linux



RocketBoards.org

# RocketBoards.org Resources

The image shows a screenshot of the RocketBoards.org website. The browser address bar shows 'rocketboards.org'. The website header includes the RocketBoards.org logo, a search bar, and links for 'Log in', 'Register', and 'Share'. The main navigation bar has links for 'Home', 'Documentation', 'Community', 'Projects', 'Boards', and 'News'. The 'Boards' link is highlighted with a blue box and an arrow pointing to a callout box that says 'Information on your Development Kit'. The 'Documentation' link is highlighted with a blue box and an arrow pointing to a callout box that says 'Starting point for documentation'. Below the navigation bar, there is a large banner with the text 'RocketBoards.org' and 'Accelerate development by exchanging ideas with the Linux...'. Below the banner, there is a section titled 'Let's Get Started.' with a description: 'Learn how to set up your Linux host PC and connect to a Development... code and have your board up and running in no time.' Below this section, there are six callout boxes arranged in two rows. The first row contains 'DOCUMENTATION' (Find information on boards, flows, and open hardware and software), 'CODE' (Access the latest SoC Linux code from our git repositories), and 'PROJECTS' (Check out projects submitted by the community to get inspired). The second row contains 'MAIL LISTS' (Stay updated with latest news, features, questions and feedback), 'FORUM' (Jump into the forum to get help and offer help), and 'BOARDS' (Explore the latest hardware). A blue box labeled 'Link to GitHub Repos' points to the 'CODE' box. The 'Boards' link in the navigation bar is also highlighted with a blue box and an arrow pointing to the 'BOARDS' box.

**Starting point for documentation**

**Information on your Development Kit**

**Mail Lists & Forum for Community Support**

**Link to GitHub Repos**

**DOCUMENTATION**  
Find information on boards, flows, and open hardware and software

**CODE**  
Access the latest SoC Linux code from our git repositories

**PROJECTS**  
Check out projects submitted by the community to get inspired

**MAIL LISTS**  
Stay updated with latest news, features, questions and feedback

**FORUM**  
Jump into the forum to get help and offer help

**BOARDS**  
Explore the latest hardware

# RocketBoards.org Documentation

Documentation | RocketBoards.org

rocketboards.org/foswiki/view/Documentation/WebHome

RocketBoards.org

search

Log in Register Share

Home Documentation Community Projects Boards News

You are here: Documentation

## Welcome to the Documentation Web

### SoC Boards

- [Terasic DE1-SoC Development and Education Board](#)
- [Altera Cyclone V SoC Board](#)
- [Altera Arria V SoC Board](#)
- [Arrow SoCKit Evaluation Board](#)
- [EBV SoCrates Evaluation Board](#)
- [Macnica Helio SoC Evaluation Kit](#)
- [DENX MCV SoM](#)
- [NOVPEK™CVLite](#)
- [Devboards DBM-SoC1 module](#)
- [Enclustra SA series](#)

### SoC Devices & Board References

- [Cyclone V SoC Links](#)
- [Arria V SoC Links](#)

### GSRD (Golden System Reference Design) Documentation

- [GSRD User Manual](#)
- [GHRD \(Golden Hardware Reference Design\) Overview](#)
- [Bootling Linux Using Prebuilt SD Card Image](#)
- [Connecting to Board Web Server](#)
- [Connecting to Board Using SSH](#)
- [Running Sample Linux Applications](#)
- [Angstrom On SoCFPGA](#)
- [Using Yocto Source Package](#)
- [GSRD v13.1 - SD Card](#)
- [Compiling the Hardware Design](#)
- [FPGA Programming](#)
- [Generating and Compiling the Preloader](#)
- [Generating the Device Tree](#)
- [Using System Console](#)
- [Using Git Trees](#)

### GSRD Documentation - Arrow SoCKit Edition

- [GSRD User Manual](#)
- [GHRD \(Golden Hardware Reference Design\) Overview](#)
- [Bootling Linux Using Prebuilt SD Card Image](#)
- [Connecting to Board Web Server](#)
- [Connecting to Board Using SSH](#)
- [Running Sample Linux Applications](#)
- [Using Yocto Source Package](#)
- [GSRD v14.1 - SD Card - Arrow SoCKit Edition](#)
- [Compiling the Hardware Design](#)
- [FPGA Programming](#)
- [Generating and Compiling the Preloader](#)
- [Generating the Device Tree](#)
- [Using System Console](#)
- [Using Git Trees](#)

### Preloader & U-Boot

- [HPS Boot Flow](#)
- [Preloader and U-Boot Source Code - Files & Folders](#)
- [Adding a New Board to Preloader & U-Boot](#)
- [QSPI / Serial NOR Flash Layout](#)
- [SDMMC Flash Layout](#)

### FPGA Programming

- [FPGA Programming from HPS Software](#)
- [FPGA Programming with Quartus II Programmer](#)

### Booting

### Example Designs

- [Device Wide AMP](#)
- [Arria V PCIe Root Port with MSI](#)
- [Cyclone V PCIe Root Port with MSI](#)
- [CycloneV SGMII Example Design](#)
- [Altera SoC Triple Speed Ethernet Design Example](#)
- [Cyclone V RGMII Example Design](#)

# RocketBoards.org – Useful Links

## ◀ GSRD User Manual

- The best starting point for Linux development
- <http://www.rocketboards.org/foswiki/Documentation/GSRD>

## Getting Started Guides

- [Booting Linux Using Prebuilt SD Card Image](#)
- [Connecting to Board Web Server](#)
- [Connecting to Board Using SSH](#)
- [Running Sample Linux Applications](#)
- [Compiling the Hardware Design](#)
- [Generating and Compiling the Preloader](#)
- [Generating the Device Tree](#)
- [Compiling Angstrom Linux Distribution](#)
- [Creating and Updating SD Card](#)
- [GSRD FPGA Programming](#)
- [FPGA Programming with Quartus II Programmer](#)
- [Using System Console](#)
- [Angstrom Getting Started](#)

## ◀ Device Tree Generator User Guide

- <http://www.rocketboards.org/foswiki/Documentation/GSRD141DeviceTreeGenerator>

## ◀ Programming FPGA from HPS

- <http://www.rocketboards.org/foswiki/Documentation/GSRD131ProgrammingFPGA>

## ◀ GSRD Releases

- <http://releases.rocketboards.org>



# Several Ways to Learn!

## ◀ Instructor-led training

- Face to face with an Altera expert Training Engineer
- 20+ courses to choose from (8 hour classes)



## ◀ Virtual classes (taught via WebEX)

- Can ask questions to Altera expert Training Engineer
- Course content same as instructor-led classes  
(1/2 day sessions)



## ◀ Online training (free and always available)

- 200+ topics available (~30 minutes in length)



## ◀ Videos (free and always available)

- YouTube videos (~4 minutes each)



# SoC Classes Available

## ◀ Instructor-led or virtual classes

- [Designing with an ARM-based SoC](#)
- [Developing Software for an ARM-based SoC](#)

## ◀ Online classes

- [Hardware Design Flow for an ARM-based SoC](#)
- [Software Design Flow for an ARM-based SoC](#)
- [SoC Hardware Overview: the Microprocessor Unit](#)
- [SoC Hardware Overview: Interconnect and Memory](#)
- [SoC Hardware Overview: System Management, Debug, and General Purpose Peripherals](#)
- [SoC Hardware Overview: Flash Controllers and Interface Protocols](#)
- [SoC Bare-metal Programming and Hardware Libraries](#)
- [Getting Started with Linux for Altera SoCs](#)



# Essential SoC Software Tools Online Videos

- ARM DS-5 Altera Edition Toolchain
  - <https://youtu.be/HV6NHr6gLx0>
- DS-5 Altera Edition: Bare-metal Debug and Trace
  - [https://youtu.be/u\\_xKybPhcHI](https://youtu.be/u_xKybPhcHI)
- DS-5 Altera Edition: FPGA-adaptive Linux Kernel Debug and Trace
  - <https://youtu.be/lrR-SfVZd18>
- Debugging Linux applications on the Altera SoC with ARM DS-5
  - <https://youtu.be/ZcGQEjkYWOc>
- FPGA-adaptive debug on the Altera SoC using ARM DS-5
  - <https://youtu.be/2NBcUv2Txbl>
- Streamline Profiling on Altera SoC FPGA. Part 1 - Setup
  - <https://youtu.be/X-k9lmXQTio>
- Streamline Profiling on Altera SoC FPGA. Part 2 - Running Streamline
  - <https://youtu.be/Tzbd7qldKqY>



# Essential SoC Hardware Documentation Resources

## ◀ Hard Processor System Technical Reference Manuals

- Available in Device Handbooks:
  - ◀ <https://www.altera.com/products/soc/portfolio/cyclone-v-soc/support.html>
  - ◀ <https://www.altera.com/products/soc/portfolio/aria-v-soc/support.html>
  - ◀ <https://www.altera.com/products/soc/portfolio/aria-10-soc/support.html>
- Contain Functional Descriptions Peripheral
- Contain Control Register Address Map and Definitions
  - ◀ These are also available online at the links above in HTML and PDF formats

## ◀ HPS SoC Boot Guide

- Cyclone V SoC & Arria V SoC: [AN709 - HPS SoC Boot Guide](#)
- Arria 10 SoC: included in HPS TRM in Arria 10 Device Handbook

## ◀ ARM Documentation Site

- Documentation available for all ARM IP
  - ◀ Cortex-A9 & A53 MP Cores, FPU, NEON, GIC, ARM Peripherals, etc.
- Requires free registration
- Refer to HPS TRM for IP core names and revision information
- <http://infocenter.arm.com/help/index.jsp>

# Essential SoC Software Documentation Resources

## ◀ Altera SoC Embedded Design Software (SoC EDS) Tools

- User Guide:

- [https://www.altera.com/content/dam/altera-www/global/en\\_US/pdfs/literature/ug/ug\\_soc\\_eds.pdf](https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/ug/ug_soc_eds.pdf)

- ◀ Linux & Baremetal Software Development Tools Overview

- ◀ HPS Preloader User Guide

- ◀ HPS Flash Programmer User Guide

- ◀ SD Card Boot Utility

- Getting Started Guides: Preloader, Linux, Bare Metal, Debug, HW Library

- <http://www.alterawiki.com/wiki/SoCEDSGettingStarted>

- SoC HPS Release Notes

- SoC Abstraction Layer (SoCAL) API Reference

- ◀ <SoC EDS install dir>/ip/altera/hps/altera\_hps/doc/socal/html/index.html

- Hardware Manager API Reference

- ◀ <SoC EDS install dir>/ip/altera/hps/altera\_hps/doc/hwmgr/html/index.html

- GCC Documentation

- ◀ <SoC EDS install dir>/ds-5/documents/gcc/getting\_started.html

- Bare Metal Compiler


- ◀ <SoC EDS installation directory>/host\_tools/mentor/gnu/arm/baremetal/share/doc/sourceryg++-arm-altera-eabi

# SoC Device Overview




# Altera Investment in Embedded Technologies

- Altera established Austin Technology Center (ATC) in 2011
- Altera's primary embedded engineering center
- Austin provides access to one of the richest embedded processing talent bases in the world




# Altera SoC Product Portfolio



*SoC devices available across entire product portfolio ...*

# ARM Public Processor Offering



# 28nm SoC System Architecture

## Processor

- Dual-core ARM® Cortex™-A9 MPCore™ processor
- Up to 5,250 MIPS (1050 MHz per core maximum)
- NEON coprocessor with double-precision FPU
- 32-KB/32-KB L1 caches per core
- 512-KB shared L2 cache

## Multiport SDRAM controller


- DDR3, DDR3L, DDR2, LPDDR2
- Integrated ECC support

## High-bandwidth on-chip interfaces

- > 125-Gbps HPS-to-FPGA interface
- > 125-Gbps FPGA-to-SDRAM interface

## Cost- and power-optimized FPGA fabric


- Lowest power transceivers
- Up to 1,600 GMACS, 300 GFLOPS
- Up to 25Mb on-chip RAM
- More hard intellectual property (IP): PCIe® and memory controllers



### Notes:

- (1) Integrated direct memory access (DMA)
- (2) Integrated ECC

# Arria 10 HPS Block Diagram




## Notes:

- (1) Integrated direct memory access (DMA)
- (2) Integrated ECC
- (3) DDR3/4 & LP DDR3 SDRAM Support fo HPS Memory



# High-Level Block Diagram



# A Comparison: Cyclone V SoC, Arria V SoC, Arria 10 SoC


Metric	Cyclone V SoC	Arria V SoC	Arria 10 SoC
Technology	28nm	28nm	20nm
Processor Performance	925 MHz	1.05 GHz	1.5 GHz
Total Power Dissipation	100%	100%	60% (40% Lower)
Max PCI Express Hard IP	Gen 2 x4	Gen 2 x8	Gen 3 x8
Memory Devices Supported	DDR2, DDR3, DDR3L, LPDDR2	DDR2, DDR3, DDR3L, LPDDR2	DDR4/3, LPDDR2/3, QDRIV, RLD RAM III, Hybrid Memory Cube
Max. HPS DDR Data-Width	40-bit (32-bit + ECC)	40-bit (32-bit + ECC)	72-bit (64-bit + ECC)
EMAC Cores	EMAC x 2	EMAC x 2	EMAC x 3
NAND Device Supported	8-bit	8-bit	8-bit and 16-bit
SD/MMC devices supported	SD/SDIO/MMC	SD/SDIO/MMC	SD/SDIO/MMC 4.5 with eMMC
FPGA Logic Density Range (LEs)	25 - 110K	370 - 450K	160 - 660K
FPGA Core Performance	260 MHz	307 MHz	500 MHz

# SoC Physical Address Map


Essential HW information for SW Developers




# Cyclone V & Arria V SoC HPS Physical Memory Map




# Arria 10 SoC HPS Physical Memory Map



# Arria 10 SoC HPS Physical Memory Map




# Physical Address Mapping



## Physical Address Mapping – FPGA to SDRAM


- ▶ FPGA Masters have access to full 4GB of SDRAM address space
  - Subject to MPFE MPU restrictions
  - No coherency
  - No virtual addressing






# Physical Address Mapping – MPU

- MPU has access to the lower 3 GBytes of SDRAM
- Kernel manages and can allocate memory in this 3GByte space
  - Allocate for both user and kernel space
  - Allocatable on 4K Byte Boundaries (page size)




# Physical Address Mapping – MPU to FPGA

- MPU can access 960 MBytes of FPGA address space via HPS to FPGA Bridge
- MPU can access 2 MB of FPGA address space via HPS to FPGA Lightweight bridge
- Not allocatable in user space
- Space FPGA peripherals on Linux page size (4KB) boundaries
- Access methods discussed in *Developing Linux Drivers for Custom Peripherals Workshop*




# Physical Address Mapping – FPGA to HPS


- ▶ FPGA to HPS (F2H) masters see 4 GByte address space
- ▶ F2H bandwidth to SDRAM limited vs. FPGA to SDRAM bridge




# Cyclone V SoC Memory Map Example - SDRAM




# Cyclone V SoC GSRD Memory Map Example - SDRAM



# Cyclone V SoC Memory Map Example - PIO



# Cyclone V SoC Memory Map Example - PIO



# Cyclone V SoC GSRD Memory Map Example

◀ Look at led\_pio at Address 0x0001\_0040

System Contents								
System: soc_system								
Use	Connections	Name	Description	Export	Clock	Base		
<input checked="" type="checkbox"/>		hps_0	Arria V/Cyclone V Hard Proce...			multiple	multiple	
		h2f_axi_master	AXI Master	Double-click to	clk_0			
		f2h_axi_slave	AXI Slave	Double-click to	clk_0	0x0000_0000	0xffff_ft	
		h2f_lw_axi_master	AXI Master	Double-click to	clk_0			
<input checked="" type="checkbox"/>		hps_only_ma...	JTAG to Avalon Master Bridge	Double-click to	clk_0			
<input checked="" type="checkbox"/>		sysid_qsys	Avalon Memory Mapped Master	Double-click to	clk_0			
		control_slave	System ID Peripheral	Double-click to	[clk]			
<input checked="" type="checkbox"/>		button_pio	Avalon Memory Mapped Slave	Double-click to	clk_0	0x0001_0000	0x0001_00	
		s1	PIO (Parallel I/O)	Double-click to	[clk]			
<input checked="" type="checkbox"/>		dipsw_pio	Avalon Memory Mapped Slave	Double-click to	clk_0	0x0001_00c0	0x0001_00	
		s1	PIO (Parallel I/O)	Double-click to	[clk]			
<input checked="" type="checkbox"/>		led_pio	Avalon Memory Mapped Slave	Double-click to	clk_0	0x0001_0080	0x0001_00	
		s1	PIO (Parallel I/O)	Double-click to	[clk]	0x0001_0040	0x0001_00	
<input checked="" type="checkbox"/>		onchip_memory...	Avalon Memory Mapped Slave	Double-click to	clk_0			
		s1	On-Chip Memory (RAM or ROM)	Double-click to	[clk1]			
<input checked="" type="checkbox"/>		jtag_uart	Avalon Memory Mapped Slave	Double-click to	clk_0	0x0000_0000	0x0000_ft	
		avalon_jtag_slave	JTAG UART	Double-click to	[clk]			
<input checked="" type="checkbox"/>		fpga_only_ma...	Avalon Memory Mapped Master	Double-click to	clk_0	0x0002_0000	0x0002_00	
<input checked="" type="checkbox"/>		intr_capturer_0	Interrupt Capture Module	Double-click to	[clock]	IRQ 0	IRQ 31	
		avalon_slave_0	Avalon Memory Mapped Slave	Double-click to	clk_0	0x0003_0000	0x0003_00	
<input checked="" type="checkbox"/>		sub_0	FFT_sub	Double-click to	clk_0	0x0008_0000	0x000f_ft	
		s0	Avalon Memory Mapped Slave	Double-click to	[clk]			
		to_ddr	Avalon Memory Mapped Master	Double-click to				



# Cyclone V SoC GSRD Memory Map Example

It is connected to 3 Masters.

System Contents								
System: soc_system								
Use	Connections	Name	Description	Export	Clock	Base		
<input checked="" type="checkbox"/>		<b>hps_0</b> h2f_axi_master f2h_axi_slave h2f_lw_axi_master	Arria V/Cyclone V Hard Proce... AXI Slave	Double-click to Double-click to Double-click to	clk_0 clk_0 clk_0	multiple 0x0000_0000	multiple	0xffff_ff
<input checked="" type="checkbox"/>		<b>hps_only_ma...</b> master	JTAG to Avalon Master Bridge Avalon Memory Mapped Master	Double-click to	clk_0			
<input checked="" type="checkbox"/>		<b>sysid_qsys</b> control_slave	System ID Peripheral Avalon Memory Mapped Slave	Double-click to	clk_0 [clk]	0x0001_0000		0x0001_00
<input checked="" type="checkbox"/>		<b>button_pio</b> s1	PIO (Parallel I/O) Avalon Memory Mapped Slave	Double-click to	clk_0 [clk]	0x0001_00c0		0x0001_00
<input checked="" type="checkbox"/>		<b>dipsw_pio</b> s1	PIO (Parallel I/O) Avalon Memory Mapped Slave	Double-click to	clk_0 [clk]	0x0001_0080		0x0001_00
<input checked="" type="checkbox"/>		<b>led_pio</b> s1	PIO (Parallel I/O) Avalon Memory Mapped Slave	Double-click to	clk_0 [clk]	0x0001_0040		0x0001_00
<input checked="" type="checkbox"/>		<b>onchip_memory...</b> s1	On-Chip Memory (RAM or ROM) Avalon Memory Mapped Slave	Double-click to	clk_0 [clk1]	0x0000_0000		0x0000_ff
<input checked="" type="checkbox"/>		<b>jtag_uart</b> avalon_jtag_slave	JTAG UART Avalon Memory Mapped Slave	Double-click to	clk_0 [clk]	0x0002_0000		0x0002_00
<input checked="" type="checkbox"/>		<b>fpga_only_ma...</b> master	JTAG to Avalon Master Bridge Mapped Master	Double-click to	clk_0			
<input checked="" type="checkbox"/>		<b>intr_capturer_0</b> avalon_slave_0	Interrupt Capture Module Avalon Memory Mapped Slave	Double-click to	clock clk_0	IRQ 0 0x0003_0000		IRQ 31 0x0003_00
<input checked="" type="checkbox"/>		<b>sub_0</b> s0	FFT_sub Avalon Memory Mapped Slave	Double-click to	clk_0	0x0008_0000		0x000f_ff
<input checked="" type="checkbox"/>		<b>to_ddr</b>	Avalon Memory Mapped Master	Double-click to	clk_0			

# Cyclone V SoC GSRD Memory Map Example

- Each master sees the slave at a different address
- These address are offsets from the HPS bridge address

ARM sees LED through the H2F bridge

ARM sees LED through the LW bridge

H2F bridge      0xff20\_0000  
+  
LED\_PIO base    0x0001\_0040  
=                    0xff21\_0040

JTAG Master sees LED H2F

LED\_PIO base    0x0001\_0040  
=                    0x0001\_0040

Double-click to	clk_0	0x0001_0080	0x0001_00
Double-click to	clk_0	0x0001_0040	0x0001_00
Double-click to	clk_0	0x0003_0000	0x0003_00
Double-click to	clk_0	0x0008_0000	0x000f_f1

# SoCFPGA Development Flow & Tools




# Why Does This Matter for Linux Development?

- ◀ Altera SoCs offer unique advantages
  - User specified peripheral set
  - Tightly-coupled MPU & FPGA fabric
  - One of a kind HW/SW debug capabilities
- ◀ Altera SoCs have unique requirements
  - Understanding of paths to exchange data between MPU and FPGA
  - Building custom BSP for user specified peripheral set
  - Correct handling and configuration of HPS/FPGA bridges
- ◀ Altera SoCs have tools to enable the power of a integrated MPU and FPGA

# Altera SoC Embedded Design Suite

## FPGA Design Flow

## Software Design Flow



## So... what exactly is Qsys?

GUI based system integration tool for HW system design using IP blocks.

- ◀ Simplifies complex system development
- ◀ Raises the level of design abstraction
- ◀ Provides a standard platform:
  - IP integration
  - Custom IP authoring
  - IP verification
- ◀ Enables design re-use
- ◀ Scales easily to meet the needs of end product
- ◀ Reduces time to market



# Qsys System Integration Platform

Qsys - soc\_system.qsys\* (/data/wmoyer/work/test/soc/cv\_soc\_devkit\_ghrd/soc\_system.qsys)

File Edit System Generate View Tools Help

IP Catalog System Contents Address Map Interconnect Requirements Device Family Parameters

**Project**

- New Component...
- Other
- System

**Library**

- Basic Functions
- DSP
- Interface Protocols
  - Audio & Video
  - Ethernet
  - Interlaken
  - JESD
  - PCI Express
  - RapidIO
  - Serial
    - Altera 16550 Compatible UART
    - Avalon-ST Serial Peripheral
    - JTAG UART
    - SPI (3 Wire Serial)
    - UART (RS-232 Serial Port)
- Transceiver PHY
- Memory Interfaces and Controllers
- PLL
- Processors and Peripherals
  - Co-Processors
  - Embedded Processors
  - Hard Processor Systems
    - Arria 10 Hard Processor System
    - Arria V/Cyclone V Hard Processor System
- Inter-Process Communication
- Peripherals
- Qsys Interconnect

**System Contents**

Use	Connections	Name	Description	Clock	Base	End	IRQ	Tag
<input checked="" type="checkbox"/>		<b>hps_0</b>	Arria V/Cyclone V Hard Processor					
		h2f_axi_master	AXI Master	clk_0				
		f2h_axi_slave	AXI Slave	clk_0				
		h2f_lw_axi_master	AXI Master	clk_0				
		f2h_irq0	Interrupt Receiver				IRQ 0	
		f2h_irq1	Interrupt Receiver				IRQ 0	
<input checked="" type="checkbox"/>		<b>a_16550_uart_0</b>	Altera 16550 Compatible UART	[clock]				
		avalon_slave	Avalon Memory Mapped Slave	clk_0	0x0000_2200	0x0000_23ff		
		irq_sender	Interrupt Sender				IRQ 31	
<input checked="" type="checkbox"/>		<b>a_16550_uart_1</b>	Altera 16550 Compatible UART	[clock]				
		avalon_slave	Avalon Memory Mapped Slave	clk_0	0x0000_2000	0x0000_21ff		
		irq_sender	Interrupt Sender				IRQ 31	
<input checked="" type="checkbox"/>		<b>spi_0</b>	SPI (3 Wire Serial)	[clk]				
		spi_control_port	Avalon Memory Mapped Slave	clk_0	0x0000_2400	0x0000_241f		
		irq	Interrupt Sender				IRQ 31	
<input checked="" type="checkbox"/>		<b>button_pio</b>	PIO (Parallel I/O)	[clk]				
		s1	Avalon Memory Mapped Slave	clk_0	0x0000_0020	0x0000_002f		
		irq	Interrupt Sender				IRQ 31	
<input checked="" type="checkbox"/>		<b>dipsw_pio</b>	PIO (Parallel I/O)	[clk]				
		s1	Avalon Memory Mapped Slave	clk_0	0x0000_0030	0x0000_003f		
		irq	Interrupt Sender				IRQ 31	
<input checked="" type="checkbox"/>		<b>led_pio</b>	PIO (Parallel I/O)	[clk]				
		s1	Avalon Memory Mapped Slave	clk_0	0x0000_0000	0x0000_001f		
<input checked="" type="checkbox"/>		<b>onchip_memory2_0</b>	On-Chip Memory (RAM or ROM)	[clk1]				
		s1	Avalon Memory Mapped Slave	clk_0	0x0000_0000	0x0000_ffff		
<input checked="" type="checkbox"/>		<b>intr_capturer_0</b>	Interrupt Capture Module	[clock]				
		avalon_slave_0	Avalon Memory Mapped Slave	clk_0	0x0000_3040	0x0000_3047		
		interrupt_receiver	Interrupt Receiver				IRQ 31	
<input checked="" type="checkbox"/>		<b>hps_only_master</b>	JTAG to Avalon Master Bridge	[clock]				
		master	Avalon Memory Mapped Master	clk_0				

**Messages**

Type	Path	Message
Info	6 Info Messages	
Info	soc_system.hps_0	ECC will be enabled in the preloader because an interface width of 24 or 40 has been chosen.
Info	soc_system.button_pio	PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.

0 Errors, 0 Warnings

Generate HDL... Finish

# Hard Processor System Configuration

The screenshot displays the Qsys Hard Processor System configuration window. The 'Component Library' on the left shows the 'Hard Processor System' component selected. The 'Block Diagram' shows the 'hps\_sys' block with its pins. The 'FPGA Interfaces' tab is active, showing configuration options for General, Boot and Clock Selection, AXI Bridges, and FPGA-to-HPS SDRAM Interface.

**Block Diagram:**

- hps\_sys block with pins: f2h\_axi\_clock, f2h\_axi\_slave, h2f\_axi\_clock, f2h\_sdr0\_data, f2h\_sdr0\_clock, hps\_io, h2f\_reset, h2f\_user0\_clock, h2f\_axi\_master, memory.

**FPGA Interfaces Configuration:**

- General:**
  - ☐ Enable MPU standby and event signals
  - ☐ Enable MPU general purpose signals
  - ☐ Enable FPGA-to-HPS Interrupts
  - ☐ Enable Debug APB interface
  - ☐ Enable System Trace Macrocell hardware events
  - ☐ Enable FPGA Cross Trigger Interface
  - ☐ Enable FPGA Trace Port Interface Unit
- Boot and Clock Selection:**
  - ☐ Enable boot from FPGA ready
  - ☐ Enable boot from FPGA on failure
- AXI Bridges:**
  - FPGA-to-HPS interface width: 32-bit
  - HPS-to-FPGA interface width: 64-bit
  - Lightweight HPS-to-FPGA interface width: Unused
- FPGA-to-HPS SDRAM Interface:**
  - Click the '+' and '-' buttons to add and remove FPGA-to-HPS SDRAM ports.

**Warning:** hps\_sys: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity


**Info:** hps\_sys: Peripheral NAND pin mapping: ALE:MIXED1IO0, CE:MIXED1IO1, CLE:MIXED1IO2, RE:MIXED1IO3, RB:MIXED1IO4, DQ0:MIXED1IO5, DQ1:MIXED1IO6, DQ2:MIXED1IO7

**Info:** hps\_sys: Peripheral EMAC0 pin mapping: TX\_CLK:EMACIO0, TXD0:EMACIO1, TXD1:EMACIO2, TXD2:EMACIO3, TXD3:EMACIO4, RXD0:EMACIO5, MDIO:EMACIO6, MDC:EMACIO7




# Linux HW/SW Handoff – Cyclone V SoC and Arria V SoC

Hardware




# Linux HW/SW Handoff – Arria 10 SoC



# Altera SoC Embedded Design Suite


## Comprehensive Suite SW Dev Tools

- Hardware / software handoff tools
  - Preloader & Device Tree Generators
- Bare-metal application development
  - SoC Hardware Libraries
  - Bare-metal compiler tools
- FPGA-adaptive debugging
  - ARM DS-5 Altera Edition Toolkit
- Linux application development
  - Yocto Linux build environment
  - Pre-built binaries for Linux / U-Boot
  - Work in conjunction with the Community Portal
- Design examples



- ✓ **Free Web Edition**
- ✓ **Subscription Edition**
- ✓ **Free 30-day Eval**

# Industry First: FPGA-Adaptive Debugging



## ARM® Development Studio 5 (DS-5™) Altera® Edition Toolkit

- Removes debugging barrier between CPUs and FPGA
- Exclusive OEM agreement between Altera and ARM
- Result of innovation in silicon, software, and business model
- Supports FPGA-Adaptive Linux kernel, driver & application debug

# Cross-Domain Debug 1

## ◀ Trigger from software world to FPGA world

The diagram illustrates the process of triggering from the software world to the FPGA world. It consists of several components:

- Code Editor:** Shows a C program snippet with a `main` function. A blue box labeled **SOFTWARE TRIGGER** highlights the `gnometris` string in the `games_runtime_init` function call.
- Menu:** A context menu is shown with the option **Toggle Trace Trigger Point** selected. A blue arrow points from the code editor to this menu.
- Timing Diagram:** A digital logic timing diagram showing signals `rst_n`, `err`, and `din_a`. A blue box labeled **HARDWARE TRIGGER!** is placed over the `din_a` signal at time 0. The `din_a` signal shows a sequence of values: `001h`, `000h`, `001h`, `002h`, and `065h`.
- SignalTap Configuration:** A window titled **SignalTap II** is shown with the following settings:
  - ☒ Trigger in
  - Pin: `auto_stp_trigger_in_2`
  - Node: `auto_stp_trigger_in_2`
  - Instance: `wave|trigger_in`
  - ☒ Hard Processor System (HPS) trigger out
  - Pattern: `Don't Care`

# Cross-Domain Debug 2

## Trigger from FPGA world to software world



**HARDWARE TRIGGER**

SignalTap II Logic Analyzer

Type	Alias	Name	Data Enable	Trigger Enable	Storage Enable
		...wtctc5_hip_ast[d]_tssm	5	5	5
		..._hip_ast[d]_tssm[4]			
		..._hip_ast[d]_tssm[3]			
		..._hip_ast[d]_tssm[2]			
		..._hip_ast[d]_tssm[1]			
		..._hip_ast[d]_tssm[0]			

Trigger Configuration:

- Trigger out: ☒ Pin: auto\_stp\_trigger\_in\_2
- Instance: wave|trigger\_in
- ☒ Hard Processor System (HPS) trigger in
- Level: Don't Care
- Latency delay: 5 cycles

**EXECUTION STOP OR HW TRACE TRIGGER**

Name	-4	-3	-2	-1	0	1	2	3	4	5	6	7	8	9	10
rst n															
err															
din a					001h		000h		001h		002h				
iostat															
con done															
status n															
valid															
data a															
data b					064h		065h								

**EXECUTION STOP OR SW TRACE TRIGGER**

Trace Properties Ranges

DoubleRO 83.72%

Setup 6.98%

Trace trigger

Loop0 ; 0x8000003C

ADD r1, r1, #1

BL DoubleRO ; 0x8000006C



## Correlate HW and SW Events

- Debug event trigger point set from either:

*SignalTap™ II Logic  
Analyzer  
or  
DS-5 debugger*




# ARM® DS-5™ Toolkit

Index	Address	Opcode	Disassembly
-3,971,529	0x0082CC2C	2AFFFE1	<b>BCS</b> get_dc_size_chro BitstreamGetBits
-3,971,528	0x0082CC30	E3A01002	<b>MOV</b> r1, #2
-3,971,527	0x0082CC34	E1A00004	<b>MOV</b> r0, r4
-3,971,526	0x0082CC38	EB000189	<b>BL</b> BitstreamShowBits BitstreamShowBits
-3,971,525	0x0082CC3C	E52D4004	<b>PUSH</b> {r4}
-3,971,524	0x0082D268	E590300C	<b>LDR</b> r3, [r0, #0xc]
-3,971,523	0x0082D26C	E59C0000	<b>LDR</b> r12, [r0, #0]

## Timestamp Correlated

- ▶ Captured trace can then be analyzed using timestamp-correlated events

# SignalTap II Logic Analyzer



# SoC EDS Editions Summary

Component	Key Feature	Web Edition	Subscription Edition	30-Day Evaluation
Hardware/Software Handoff Tools	Preloader Image Generator	x	x	x
	Flash Image Creator	x	x	x
	Device Tree Generator (Linux)	x	x	x
ARM DS-5 Altera Edition	Eclipse IDE	x	x	x
	Debugging over Ethernet (Linux)	x	x	x
	Debugging over USB-Blaster II JTAG		x	x
	Automatic FPGA Register Views		x	x
	Hardware Cross-triggering		x	x
	CPU/FPGA Event Correlation		x	x
Compiler Tool Chains	Linaro Tool Chain (Linux)	x	x	x
	CodeBench Lite EABI (Bare-metal)	X	x	x
Hardware Libraries	Bare-metal programming Support	x	x	x
SoC Programming Examples	Golden System Reference Design	x	x	x

Everything needed for Linux development is free & open source





# Altera SoC Linux Overview



**ALTERA**®

# Linux for Altera SoCs

- ◀ High Quality Linux Support
- ◀ Modern release strategy
- ◀ Multiple Kernel Versions
- ◀ Community Enablement



Ångström



yocto  
PROJECT

# Linux Strategy

## Kernel

- Same kernel source tree for all SoC's and NIOS II
  - ◀ Same kernel binary for all 32bit SoCFPGA
  - ◀ Same kernel binary for all 64bit SoCFPGA
- Device tree support (SoCs and NIOS II)
- Upstream and maintain to kernel.org


## U-Boot

- 2013.01.01 supported for Cyclone V & Arria V SoC
- 2014.10 supported for Arria 10 SoC
- 2015.xx support in progress
- Same U-Boot source tree for all SoC's and NIOS II

## Toolchain

- Standard, un-patched Linaro Toolchain:  
gcc-linaro-arm-linux-gnueabihf-4.9-2014.09

**Nios® II**



## Linux Strategy - Build Systems

### ◀ Offer support for Angstrom for SoC

Ångström

- Embedded Linux distribution, Yocto Project configuration, package manager (OPKG)
  - ◀ Uses meta-altera Yocto layer
- Currently 2014.12
  - ◀ Linaro GCC 4.9 for 32 bit SoCs

### ◀ Yocto Project Support for SoC

yocto  
PROJECT

- SoCFPGA layer (meta-altera) upstreamed to Angstrom
- Yocto Project v1.7 ready

### ◀ Buildroot for both SoC and Nios II

- Roll your own from relevant source



# Build System Resources

## ◀ Angstrom flow for SoC

[http://rocketboards.org/foswiki/view/Documentation/AngstromOnSoCFPGA\\_1](http://rocketboards.org/foswiki/view/Documentation/AngstromOnSoCFPGA_1)

## ◀ Yocto flow for SoC

<http://www.rocketboards.org/foswiki/Documentation/YoctoDoraBuildWithMetaAltera>

- Source Poky from the Yocto Project website

<git://git.yoctoproject.org/poky.git>

## ◀ Buildroot flow for Nios II

<http://rocketboards.org/foswiki/view/Documentation/NiosIILinuxUserManual>

## ◀ Buildroot flow for SoC

<http://www.rocketboards.org/foswiki/Documentation/BuildrootForSoCFPGA>

# Angstrom/Yocto Information Resources

## ◀ Yocto Project

<https://www.yoctoproject.org/documentation>

## ◀ Angstrom Distribution

<http://www.angstrom-distribution.org/>

## ◀ Open Embedded

[http://www.openembedded.org/wiki/Main\\_Page](http://www.openembedded.org/wiki/Main_Page)

## ◀ Building Linux w/ Yocto Linux Foundation class

[LFD405 – Building Embedded Linux with the Yocto Project](#)

# Altera SoC Linux Provides Customers Kernel Choices



# Status of the Linux kernel for SoC FPGA

## ◀ Current versions

- Latest stable: refer to linux-socfpga git repo tags: rel\_socfpga-x.x...
  - ◀ We keep up with Linus Torvalds releases
- LTSI v3.10
  - ◀ Maintained for its lifetime
  - ◀ Next LTSI version for SoCFPGA will be 4.1 – available end of 2015
- Real-Time: 3.10-ltsi-rt
  - ◀ LTSI kernel with PREEMP\_RT patches

## ◀ All branches are kept in sync

- Bug fixes
- New features
- No changes of API in the LTSI branches




# Wind River Linux

- ◀ Wind River Linux version 7
- ◀ Linux SMP Kernel version 3.14 (LTSI)
  - Real Time patches & Carrier Grade Linux available
- ◀ Yocto project user space
- ◀ Bitbake build system
- ◀ WR Workbench Tools
- ◀ Available now from [Wind River](http://www.windriver.com)
- ◀ Technical Support:
  - [www.windriver.com](http://www.windriver.com)
  - [support@windriver.com](mailto:support@windriver.com)



# WIND RIVER



# Monta Vista Linux

- ▶ Monta Vista Linux CGE7
  - Carrier Grade Edition
- ▶ Linux SMP Kernel version 3.10 (LTSI)
- ▶ Yocto project user space
- ▶ Available from [Monta Vista](http://Monta Vista)
- ▶ Technical Support:
  - [www.mvista.com](http://www.mvista.com)



The screenshot shows the MontaVista website in a Mozilla Firefox browser. The page title is "MontaVista embedded Linux software and development tools for intelligent devices and embedded systems". The URL bar shows a search for "ardname=&archgroup=All&processor=&edition=CGE&v=All&a0=1". The page has a navigation bar with links for "PRODUCTS", "SOLUTIONS", "COMPANY", and "CONTACT US". The main heading is "Linux Board Support". Below this, there is a paragraph explaining that the table lists all Linux board support packages supported by the MontaVista Linux family of products. It also mentions that the "Platform" column lists the specific MontaVista product that supports each board, and the number following the Edition refers to the generation of that product (e.g.: Version 5.0). A disclaimer states that the list is comprehensive but may not be complete, and encourages users to contact support if they don't find their board. At the bottom, there is a search table with filters for Vendor, Board Name, Architecture, Processor, and Platform, and a "Search" button. Below the filters is a table with one row of data.

Vendor	Board Name	Architecture	Processor	Platform	Availability
Altera Corporation	CGE7 MSD for Altera Arria	ARM	Cortex-A9 MPCore	CGE 7.0	Available

# Latest Stable Kernel vs. LTSI Kernel

## Latest Stable Kernel


- Access to latest kernel features
- New features and drivers often released only to the latest kernel version
- Significant investment in kernel maintenance:
  - Back porting features, bug fixes, device support, & new drivers or...
  - Constant upgrades to latest stable kernel

## LTSI Kernel

- LTSI kernel versions supported for 2 years
- Critical bug fixes, priority features, & new device or driver support back-ported to LTSI kernel by the community
- Reduces investment in kernel maintenance
  - Features, bug fixes, device support, & new drivers ported by the community

### Economic Value of LTSI?

- Cost of Back porting security and bug fixes are 3M\$ per year per version
- Cost of maintaining in-house patch is 288K\$ in case of LTSI 3.4



# Linux Code Quality

## ◀ Altera's internal development process is similar to the community's

- Code/Peer reviews
- Code style checked
- Copyright, licenses, etc checked
- All checks enforced

## ◀ Daily Builds

- Automated builds run daily
- Complete system: boot loader, kernel, Angstrom
- SD card image produced

## ◀ Daily Tests

- Linaro's LAVA is used
- All kernel branches tested

# Linux Code Tests

## Objectives

- Daily test of the supported Linux kernel branches
- Provide feedback to developers

## Infrastructure

- Linaro's LAVA is used
  - Linaro Automated Validation Architecture
  - Runs our unit tests and log results
- Tests start automatically after each build is complete

# Altera SoC Linux Support Model

## ◀ Rocketboards.org


- SoC & Nios II Linux documentation
- SoC & Nios II SoC Linux reference & example designs



RocketBoards.org

## ◀ Rocketboards.org RFI & Linux Community

- Kernel/RFS/u-boot questions
- SoC/Nios II subsystem and driver questions



## ◀ Altera.com and Rocketboards.org


- SoCEDs & Quartus/QSys documentation and questions
- SoC Preloader questions
- SoC HPS implementation specific questions
- Use myAltera for service requests



## ◀ Support from Altera is focused on SoCFPGA and NiosII Linux Board Support Package

## ◀ Altera enables Linux community development on SoCFPGA & Nios II

# Break



**ALTERA**®



# Components of the SoC FPGA Linux BSP



**ALTERA**®

# Building a Custom Embedded Linux Distribution

How do I get from here....



...to here?




- Altera provides a Linux BSP...  
...not a Linux distribution.
- The BSP enables the creation of a custom distribution

# SoC Linux Board Support Package

- ◀ U-Boot
- ◀ Device Tree
- ◀ SoC Machine Specific Layer – mach-socfpga
- ◀ Drivers for SoC and board components
- ◀ Kernel
- ◀ Root File System

***SoC Linux BSP release provides all of the components in fully non-proprietary source code form***



# SoC Linux Board Support Package

Example configuration to enable evaluation and initial development →

Kernel configuration to enable evaluation and initial development →


Up-streamed and community supported drivers →

Up-streamed mach-socfpga architecture →

Board-specific layer which enables common kernel binary →

Open-source, community supported boot loader →

Development kit or custom board →



# Cyclone V SoC Development Kit



- ◀ Everything you need to begin Linux development
  - SoC Development Kit
  - Golden System Reference Design
    - ◀ A Linux distribution for the dev. kit
- ◀ Features:
  - 1 user license for ARM DS-5 Altera Edition Toolkit
  - Ethernet, USB, CAN, UART
  - DDR3 (HPS and FPGA), SDCard, QSPI
  - PCIe (rootport & endpoint)
  - Expansion header
  - Much more . . .

[www.altera.com/products/devkits/altera/kit-cyclone-v-soc.html](http://www.altera.com/products/devkits/altera/kit-cyclone-v-soc.html)

# Linux GSRD for Development Kits

## ◀ Boot Linux from an SD card

- Updated images on:

<http://releases.rocketboards.org/>

- Choose a release date folder, the “gsrd” folder, then the “bin” folder. Ex:

<http://releases.rocketboards.org/release/2014.12/gsrd/bin>

- 3.10 LTSI kernel
- Angstrom Linux distribution for SoC
  - ◀ Package manager to load packages from Angstrom’s on-line package feed
  - ◀ Add whatever tools are needed for evaluation: gstreamer, usb-utils, etc...

## ◀ GSRD contents

- Complete HW reference design w/ FPGA programming file
- Bootable SD card image & component binaries
- Tagged for rebuilding in angstrom-socfpga git repository  
ACDSX.X\_REL\_GSRD\_PR

## **A complete SD card ships with the board**

- **Take it out and stick it in a drawer**
- **Based on out-of date 3.9 kernel**



## Multiple Dev. Kit Options w/ Linux BSP

Kit	Vendor	Family
Arria 10 SoC Dev. Kit	Altera	<b>Arria 10 SoC</b>
Arria V SoC Dev. Kit	Altera	<b>Arria V SoC</b>
Cyclone V SoC Dev. Kit	Altera	<b>Cyclone V SoC</b>
Atlas Board	Altera	<b>Cyclone V SoC</b>
SoCKit	Arrow	<b>Cyclone V SoC</b>
Helio SoC Eval. Platform	Macnica	<b>Cyclone V SoC</b>
SoCrates	EBV Elektronik	<b>Cyclone V SoC</b>

# SoC Linux Up-streaming & Driver Support




**ALTERA**®




# Maintaining and Up-streaming

- Altera awarded maintainership for the 'SoC FPGA' architecture
  - Kernel (arch/arm/mach-socfpga)
  - U-Boot (altera/socfpga\_cyclone5)
- Being a maintainer means
  - We upstream the SoC related code
  - We control the changes against the SoC code requested by the community
  - See kernel.org and git.denx.de
- Other community contributions
  - Device Tree Generator: soc2dts
  - Yocto meta-altera layer



# SoCFPGA Linux Code Repositories on GitHub

- Public git repos for SoCFPGA  
<https://github.com/altera-opensource>
- Migrated from RocketBoards
  - Rocketboards.org git repos are no longer updated**




# SoCFPGA Linux Code Repositories on GitHub


Repository	Description
linux-socfpga.git/	SoCFPGA Linux development repository <ul style="list-style-type: none"><li>• Mirrors kernel.org linux repo releases</li><li>• Downstream branches for socfpga specific patches and updates</li></ul>
meta-altera.git/	Repository for Yocto recipes for SoCFPGA <ul style="list-style-type: none"><li>• Starting point for custom Yocto recipes</li></ul>
angstrom-socfpga.git/	Setup scripts for SoCFPGA Angstrom distribution
uboot-socfpga.git/	SoCFPGA u-boot development repository
sopc2dts.git/	Device Tree Generator (sopc2dts) repository
linux-refdesigns.git/	SW source code for Linux reference designs

**\* Sourced from: [github.com/altera-opensource/](https://github.com/altera-opensource/)**


# Kernel Release Cycle – Merge & Bug Fix




# Kernel Release Cycle – Merge & Bug Fix



# Altera BSP Kernel Development




# Altera LTSI Kernel Development



[github.com/altera-opensource/linux-socfpga](https://github.com/altera-opensource/linux-socfpga) repository


# Altera LTSI Kernel Development





# SoC Hard IP Driver Support

- Altera SoC HPS built mainly with off the shelf Hard IP components
  - ARM
  - Synopsys DesignWare
  - Cadence
- Wide-spread usage and community support result in high-quality drivers
- Altera is actively contributing features, updates, and fixes to the community



## Notes:

- (1) Integrated direct memory access (DMA)
- (2) Integrated ECC

# Linux Driver Support for HPS Peripherals

Driver	Kernel Source Tree Location	Maintainer
SPI	drivers/spi/spidev.c drivers/spi/spi-dw.c drivers/spi/spi-dw-mmio.c	Community
CAN	drivers/net/can/c_can/c_can_platform.c	Community
Ethernet	drivers/net/ethernet/stmicro/stmmac/stmmac_platform.c	Community
NAND	mtd/nand/denali_dt.c	Community
I2C	drivers/i2c/busses/i2c-designware-platdrv.c	Community
USB	drivers/usb/dwc2/	Community
USB PHY	usb/phy/phy-generic.c	Community
SDMMC	drivers/mmc/host/dw_mmc-pltfm.c	Community
Timer	drivers/clocksource/dw_apb_timer_of.c	Community

# Linux Driver Support for HPS Peripherals

Driver	Kernel Source Tree Location	Maintainer
Watchdog	drivers/watchdog/dw_wdt.c	Community
PL330 DMA	dma/pl330.c	Community
GIC	drivers/irqchip/irq-gic.c	Community
GPIO	drivers/gpio/gpio-dwapb.c	Community
Timer	drivers/clocksource/dw_apb_timer_of.c	Community
UART	drivers/tty/serial/8250/8250_dw.c	Community
QSPI	spi/spi-cadence-qspi.c	Altera
Clock Manager	drivers/clk/socfpga/clk.c	Altera
FPGA Manager	drivers/fpga/fpga-mgrs/altera.c	Altera
FPGA Bridges	drivers/misc/fpga-bridge/	Altera
EDAC (ECC)	drivers/edac/altera_*	Altera


# Linux Driver Support for soft Peripherals

Driver	Kernel Source Tree Location	Maintainer
TSE Ethernet	drivers/net/ethernet/altera	Altera
PCIe Root Port	<a href="http://www.rocketboards.org">www.rocketboards.org</a> <a href="http://www.rocketboards.org">www.rocketboards.org</a> – w/o MSI	Altera
Frame Buffer	video/altvipfb.c	Community
Avalon SPI	spi/spi-altera.c	Community
Avalon UART	tty/serial/altera_uart.c	Community
JTAG UART	tty/serial/altera_jtaguart.c	Community
QSYS Sys ID	misc/altera_sysid.c	Altera
Mailbox	drivers/mailbox/mailbox-altera.c	Altera
Altera 16550 UART	drivers/tty/serial/8250/8250_core.c	Community
Avalon PIO	drivers/gpio/gpio-altera.c	Altera


# Altera SoC Linux Boot Flow



# Altera SoC FPGA Configuration Options



# SoCFPGA Linux Boot Flow – Cyclone V & Arria V SoC




# Preloader Overview – Cyclone V & Arria V SoC

- ◀ Loaded by Boot ROM
  - From flash and executed from on-chip RAM
  - or run directly from FPGA
- ◀ Uses U-boot Secondary Program Loader (SPL)
  - Open source, GPL Licensed
- ◀ Loads U-boot into RAM and jumps to U-boot
- ◀ Always regenerate and recompile Preloader when
  - QSys system or HPS configuration changes
  - Quartus/QSys version changes


***Not regenerating and recompiling the Preloader is the single most common source of SoC SW problems!***
- ◀ Covered in detail in SoCEDs User Guide and *Designing Software for ARM-Base SoC* training class



# SoCFPGA Linux Boot Flow – Arria 10




# Booting from SD/eMMC – GSRD Flow - Simplified




**Provides ONE example of an SD/eMMC Linux boot flow**

# GSRD SD Card Image for Cyclone V & Arria V



Location	File Name	Description
Partition 1 (FAT32)	socfpga.dtb	Device Tree Blob
	soc_system.rbf	FPGA configuration file
	u-boot.scr	U-Boot script: configures FPGA and loads kernel
	zImage	Compressed Linux kernel image file
Partition 2 (EXT3)	Various	Linux root file system
Partition 3 (A2 raw)	n/a	Preloader image(s)
	n/a	U-Boot image

# GSRD SD Card Image for Arria 10



Location	File Name	Description
Partition 1 (FAT32)	socfpga.dtb	Device Tree Blob
	soc_system.rbf	FPGA configuration file
	u-boot.scr	U-Boot script: configures FPGA and loads kernel
	zImage	Compressed Linux kernel image file
Partition 2 (EXT3)	Various	Linux root file system
Partition 3 (A2 raw)	n/a	U-Boot image

# Creating SD Card Images

## ◀ Create using Altera provided script

- See “tools” folder under GSRD release folders  
<http://releases.rocketboards.org/>
- Builds complete SD card image which can be directly copied


## ◀ Use pre-built images

- In “bin” folder under GSRD release folders  
<http://releases.rocketboards.org/>
- <SoCEDs install directory>/examples/software
- Can be directly copied to SD card


## ◀ Described in “Creating and Updating SD Card” section of GSRD User Manual

<http://www.rocketboards.org/foswiki/Documentation/GSRD>

# FPGA Configuration – Cyclone V & Arria V SoC



# FPGA Configuration – Arria 10 SoC



# Das U-Boot Bootloader





# What is u-boot?

- Common embedded bootloader
  - Command line interface w/ decent help and lots of hardware support
  - Capable board bring up tool
  - Driver support for a wide variety of essential peripherals
- Loads the Device Tree and modifies Device Tree configuration at run-time
- Loads the kernel and passes boot arguments
  - From local file system, over network, or over a serial link
- Open-source & GPL licensed
  - <http://www.denx.de/wiki/U-Boot>

# U-Boot for SoCFPGA


- ◀ Sourced from GitHub Altera Opensource or SoCEDs  
<https://github.com/altera-opensource/u-boot-socfpga.git>  
<SoC EDS install dir>/examples/hardware/<\*\_ghrd>/.../uboot-socfpga
- ◀ Supported u-boot versions:
  - Cyclone V SoC & Arria V SoC: 2013.01.01
    - ◀ Preliminary support for 2015.xx up streamed to Denx GIT repo
  - Arria 10 SoC: 2014.10
    - ◀ 2014.10 & later up streamed to Denx Git repo
- ◀ u-boot-socfpga branch & tag convention similar to linux-socfpga

# U-Boot for SoCFPGA

- ◀ SoCFPGA-specific u-boot documentation  
    <u-boot-socfpga repo>/doc/README.SOCFPGA
- ◀ u-boot controls SDRAM size passed to kernel
  - u-boot SDRAM sizing algorithm overwrites device tree SDRAM *memory* node entry
  - Device tree entry overrides boot arguments
- ◀ SoCFPGA u-boot environment variables
  - Pass HPS/FPGA bridge status and configuration info from preloader
  - Enable FPGA programming from preloader

# SoCFPGA HPS Peripherals Supported in U-boot

## ◀ Peripheral support in u-boot-socfpga 2013.01.01



# Useful U-boot Commands and Variables

## Write memory location

```
mw <address> <size> <optional count>  
mw 0xC0000000 0x10 0x6
```

## Read memory location

```
md<optional .b .w .l> <address> <optional size>  
md.w 0xC0000000 0x2
```

## Control u-boot auto-boot

- Boot without delay:

```
setenv bootdelay 0
```

- Disable auto-boot (stop at u-boot command line):

```
setenv bootdelay -1
```

## Save environment variables to flash

```
saveenv
```


# Linux Device Tree for SoC FPGA



## What's a Linux Device Tree?

- ◀ A tree-like data structure for describing hardware in embedded systems
- ◀ Enables device drivers to be linked to Linux kernel at run-time
  - No Linux kernel recompile required
  - Drivers loaded dynamically after loading Device Tree
- ◀ Driver-specific Device Tree bindings are documented in the kernel documentation
  - Documentation/devicetree/bindings
- ◀ See Device Tree Generator User Guide
  - See link in GSRD User Guide

# SoC FPGA Device Tree Bindings Example






## Device Trees for a Configurable Peripheral Set

- Typically developers build Linux for fixed form chips
- How do you build Linux for an FPGA fabric that changes?


You use the *Device Tree Generator*



- Device tree information can be added to custom Qsys peripherals and custom drivers
- Device Tree Source can be edited by hand

# How to use Altera SoC Device Tree Generator

- .sopcinfo file describes HPS and FPGA system
- Board info file describes external devices on board
- Device Tree Generator creates a plain text representation of the device tree – called the Device Tree Source (DTS)
  - Device Tree Generator: SoCEDs soc2dts tool
  - soc2dts distributed as part of SoCEDs or on RBO GIT repo
- Compile the text into a binary representation called the Device Tree Blob (DTB)
- Optionally directly generate DTB from soc2dts



## Board Info File

- ◀ XML file required as an input to sop2dts
- ◀ Specifies information of which QSys isn't aware
  - SPI or I2C timing or external peripherals and their properties
  - External flash (QSPI, SPI, or NAND) properties (organization, specs, etc)
- ◀ Board specific Ethernet & PHY information
- ◀ Allows the developer to disable peripherals which may be enabled in preloader or FPGA HW

# Take Home Lab



# Workshop 2 Lab Overview

## ◀ Goal:

- Familiarize you with SoC FPGA Linux components and where to obtain them

## ◀ Overview

- You will build the SoC-specific pieces of a Cyclone V or Arria V SoC Linux distribution and run it on your dev. kit
- This flow builds each component discretely without a build system. It does not use the optional Yocto or Angstrom based build systems.
- It configures the distribution in a way which works for this lab, which may differ from your actual system requirements

# What You'll Need

- ◀ A supported Dev. Kit
  - Altera Atlas Board
  - Altera Cyclone V SoC Board
  - Altera Arria V SoC Board
  - Arrow SoCKIT
  - Macnica Helio Board




- ◀ microSD Card



- ◀ Linux machine native or VM
  - 4GByte RAM minimum


- ◀ Serial Terminal Application



# Obtaining Lab Files and Instructions

## Posted on RocketBoards

- Link will be emailed out after class



The screenshot shows a web browser window with the URL `rocketboards.org/foswiki/view/Documentation/WS2LinuxKernelIntroductionForAlteraSoCDevices`. The page header includes the RocketBoards.org logo, a search bar, and links for Log in, Register, and Share. The navigation menu has tabs for Home, Documentation (selected), Community, Projects, Boards, and News. The breadcrumb trail reads: You are here: Documentation » Training » Altera SoC Workshop Series » WS2 Linux Kernel Introduction for Altera SoC Devices. The main heading is 'WS2 Linux Kernel Introduction for Altera SoC Devices', followed by a subtext: 'This is the first of a series of workshops, to help users become familiar with software development for the Altera SoC family of parts.' Below this, it shows the date '15 Jul 2015 - 02:10', version '43', and author 'Chris Martin'. A table of contents lists: Introduction, Link to Workshop Slides, Links to Lab Sections, Set Up for Labs, Install Required Tools, Obtain Development Board, Obtain SD card Image, Verify that the SD card is properly programmed and that your board and host PC are properly configured, and Copy the Lab Materials from SD Card. The 'Introduction' section is expanded, showing the text: 'This workshop will take you through the manual steps of building the SoCFPGA specific pieces of a custom embedded Linux distribution. It is intended to familiarize you with the resources necessary to build an embedded Linux distribution for your own custom SoCFPGA based board.' and 'This workshop is not an introduction to or training on Embedded Linux. It is only intended to be an overview of the SoC FPGA specific components of a custom Linux.'

## What You Will Accomplish

- ◀ Generate and build the preloader
- ◀ Generate and compile the device tree
- ◀ Obtain and build u-boot
- ◀ Obtain, configure, and build the kernel
- ◀ Program to an SD card
- ◀ Run a Simple Linux App
  - Verifies the lab was completed
- ◀ Submit results & feedback





# Thank You